Power Aware Dividers in FPGA
نویسندگان
چکیده
This paper surveys different implementations of dividers on FPGA technology. A special attention is paid on ATP (area-time-power) trade-offs between restoring, non-restoring, and SRT dividers algorithms for different operand widths, remainder representations, and radices. Main results show that SRT radix-2 present the best ATP figure. In combinational implementation, an important power improvement, up to 51% with respect to traditional nonrestoring implementations is obtained. Moreover, up to 93% power improvement can be achieved if pipelining is implemented. Finally, the sequential implementation is another important way to reduce the consumption in more than 89 %.
منابع مشابه
FPGA Implementation of a Hammerstein Based Digital Predistorter for Linearizing RF Power Amplifiers with Memory Effects
Power amplifiers (PAs) are inherently nonlinear elements and digital predistortion is a highly cost-effective approach to linearize them. Although most existing architectures assume that the PA has a memoryless nonlinearity, memory effects of the PAs in many applications ,such as wideband code-division multiple access (WCDMA) or orthogonal frequency-division multiplexing (OFDM), can no longer b...
متن کاملمدل عملکردی تحلیلی FPGA برای پردازش با قابلیت پیکربندی مجدد
Optimizing FPGA architectures is one of the key challenges in digital design flow. Traditionally, FPGA designers make use of CAD tools for evaluating architectures in terms of the area, delay and power. Recently, analytical methods have been proposed to optimize the architectures faster and easier. A complete analytical power, area and delay model have received little attention to date. In addi...
متن کاملThis paper is organized as follows
As Field-Programmable Gate Array (FPGA) power consumption continues to increase, lower power FPGA circuitry, architectures, and Computer-Aided Design (CAD) tools need to be developed. Before designing low-power FPGA circuitry, architectures, or CAD tools, we must first determine where the biggest savings (in terms of energy dissipation) are to be made and whether these savings are cumulative. I...
متن کاملFpga Implementation of Throughput Increasing Techniques of the Binary Dividers
Abstract This paper deals with the binary dividers. A few different binary division algorithms are realized along with well known techniques for throughput increasing. Dividers are described in VHDL hardware description language and implemented in Altera and Xilinx FPGA devices. After classification of the binary division algorithms, radix-2 restoring and radix-2 non-restoring algorithms are de...
متن کاملHardware Implementation of a Hough Tracker for CBM
In this report we describe an adaptation of the Hough transform for the tracking of particles in the CBM STS detector, together with a possible implementation of the algorithm in hardware using FPGA (field programmable gate array) as a level-1 trigger. A first FPGA based R&D hardware prototype that can be used also for a variety of other application (e.g. Data Combiner and Active Buffer) is als...
متن کامل